Nexperia 74LVC06APW,112 Hex Inverter, 14-Pin TSSOP

RS Stock No.: 146-0427Brand: NexperiaManufacturers Part No.: 74LVC06APW,112
brand-logo
View all in Inverters ICs

Technical documents

Specifications

Logic Function

Inverter

Output Type

Open Drain

Number of Elements per Chip

6

Schmitt Trigger Input

No

Maximum Propagation Delay Time @ Maximum CL

5 ns @ 50 pF

Maximum Low Level Output Current

32mA

Mounting Type

Surface Mount

Package Type

TSSOP

Pin Count

14

Logic Family

LVC

Dimensions

5.1 x 4.5 x 0.95mm

Maximum Operating Supply Voltage

5.5 V

Height

0.95mm

Length

5.1mm

Maximum Operating Temperature

+125 °C

Propagation Delay Test Condition

50pF

Width

4.5mm

Minimum Operating Temperature

-40 °C

Minimum Operating Supply Voltage

1.65 V

Country of Origin

Thailand

Product details

74LVC Family Inverters & Buffers

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LVC Family

Stock information temporarily unavailable.

Please check again later.

Stock information temporarily unavailable.

P.O.A.

Nexperia 74LVC06APW,112 Hex Inverter, 14-Pin TSSOP

P.O.A.

Nexperia 74LVC06APW,112 Hex Inverter, 14-Pin TSSOP
Stock information temporarily unavailable.

Technical documents

Specifications

Logic Function

Inverter

Output Type

Open Drain

Number of Elements per Chip

6

Schmitt Trigger Input

No

Maximum Propagation Delay Time @ Maximum CL

5 ns @ 50 pF

Maximum Low Level Output Current

32mA

Mounting Type

Surface Mount

Package Type

TSSOP

Pin Count

14

Logic Family

LVC

Dimensions

5.1 x 4.5 x 0.95mm

Maximum Operating Supply Voltage

5.5 V

Height

0.95mm

Length

5.1mm

Maximum Operating Temperature

+125 °C

Propagation Delay Test Condition

50pF

Width

4.5mm

Minimum Operating Temperature

-40 °C

Minimum Operating Supply Voltage

1.65 V

Country of Origin

Thailand

Product details

74LVC Family Inverters & Buffers

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LVC Family