Nexperia 74LVC1G04GW,125 Inverter, 5-Pin TSSOP

RS Stock No.: 178-7126Brand: NexperiaManufacturers Part No.: 74LVC1G04GW,125
brand-logo
View all in Inverters ICs

Technical documents

Specifications

Logic Function

Inverter

Number of Elements per Chip

1

Schmitt Trigger Input

No

Maximum Propagation Delay Time @ Maximum CL

2.3 ns @ 2.7 V

Maximum High Level Output Current

-32mA

Maximum Low Level Output Current

32mA

Mounting Type

Surface Mount

Package Type

TSSOP

Pin Count

5

Logic Family

LVC

Dimensions

2.25 x 1.35 x 1mm

Height

1mm

Maximum Operating Supply Voltage

5.5 V

Width

1.35mm

Minimum Operating Temperature

-40 °C

Minimum Operating Supply Voltage

1.65 V

Maximum Operating Temperature

+125 °C

Propagation Delay Test Condition

50pF

Length

2.25mm

Country of Origin

Malaysia

Product details

74LVC1G/74LVC2G Family

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LVC Family

Stock information temporarily unavailable.

Please check again later.

Stock information temporarily unavailable.

P.O.A.

Nexperia 74LVC1G04GW,125 Inverter, 5-Pin TSSOP

P.O.A.

Nexperia 74LVC1G04GW,125 Inverter, 5-Pin TSSOP
Stock information temporarily unavailable.

Technical documents

Specifications

Logic Function

Inverter

Number of Elements per Chip

1

Schmitt Trigger Input

No

Maximum Propagation Delay Time @ Maximum CL

2.3 ns @ 2.7 V

Maximum High Level Output Current

-32mA

Maximum Low Level Output Current

32mA

Mounting Type

Surface Mount

Package Type

TSSOP

Pin Count

5

Logic Family

LVC

Dimensions

2.25 x 1.35 x 1mm

Height

1mm

Maximum Operating Supply Voltage

5.5 V

Width

1.35mm

Minimum Operating Temperature

-40 °C

Minimum Operating Supply Voltage

1.65 V

Maximum Operating Temperature

+125 °C

Propagation Delay Test Condition

50pF

Length

2.25mm

Country of Origin

Malaysia

Product details

74LVC1G/74LVC2G Family

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LVC Family