Silicon Labs Si5317C-C-GM, PLL Circuit, 3, 711MHz, 36-Pin QFN

RS Stock No.: 796-0097Brand: Silicon LabsManufacturers Part No.: Si5317C-C-GM
brand-logo
View all in Clock Synthesizers

Technical documents

Specifications

Maximum Output Frequency

200MHz

Number of Elements per Chip

3

Mounting Type

Surface Mount

Minimum Output Frequency

1MHz

Package Type

QFN

Maximum Supply Current

279 mA

Pin Count

36

Maximum Input Frequency

711MHz

Dimensions

6 x 6 x 0.85mm

Height

0.85mm

Length

6mm

Maximum Operating Supply Voltage

3.63 V

Maximum Operating Temperature

+85 °C

Minimum Operating Supply Voltage

2.97 V

Minimum Operating Temperature

-40 °C

Width

6mm

Product details

Si531x/2x/6x/7x Jitter Attenuators, Silicon Labs

The Silicon Labs Si531x/2x/6x/7x jitter attenuators generate any combination of output frequencies from any input frequency. Using the Silicon Labs third-generation DSPLL architecture they simplify your clock tree design by replacing multiple clocks and oscillators. Minimising your BOM count and complexity.

Stock information temporarily unavailable.

Please check again later.

Stock information temporarily unavailable.

P.O.A.

Silicon Labs Si5317C-C-GM, PLL Circuit, 3, 711MHz, 36-Pin QFN
Select packaging type

P.O.A.

Silicon Labs Si5317C-C-GM, PLL Circuit, 3, 711MHz, 36-Pin QFN
Stock information temporarily unavailable.
Select packaging type

Technical documents

Specifications

Maximum Output Frequency

200MHz

Number of Elements per Chip

3

Mounting Type

Surface Mount

Minimum Output Frequency

1MHz

Package Type

QFN

Maximum Supply Current

279 mA

Pin Count

36

Maximum Input Frequency

711MHz

Dimensions

6 x 6 x 0.85mm

Height

0.85mm

Length

6mm

Maximum Operating Supply Voltage

3.63 V

Maximum Operating Temperature

+85 °C

Minimum Operating Supply Voltage

2.97 V

Minimum Operating Temperature

-40 °C

Width

6mm

Product details

Si531x/2x/6x/7x Jitter Attenuators, Silicon Labs

The Silicon Labs Si531x/2x/6x/7x jitter attenuators generate any combination of output frequencies from any input frequency. Using the Silicon Labs third-generation DSPLL architecture they simplify your clock tree design by replacing multiple clocks and oscillators. Minimising your BOM count and complexity.