Nexperia 74LVC1G32GW,125 2-Input OR Logic Gate, 5-Pin TSSOP
Technical documents
Specifications
Brand
NexperiaLogic Function
OR
Mounting Type
Surface Mount
Number Of Elements
1
Number of Inputs per Gate
2
Schmitt Trigger Input
No
Package Type
TSSOP
Pin Count
5
Logic Family
LVC
Maximum Operating Supply Voltage
5.5 V
Maximum High Level Output Current
-32mA
Minimum Operating Supply Voltage
1.65 V
Maximum Low Level Output Current
32mA
Minimum Operating Temperature
-40 °C
Height
1mm
Dimensions
2.25 x 1.35 x 1mm
Propagation Delay Test Condition
50pF
Maximum Operating Temperature
+125 °C
Length
2.25mm
Width
1.35mm
Product details
74LVC1G/74LVC2G Family
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Stock information temporarily unavailable.
Please check again later.
P.O.A.
50
P.O.A.
50
Buy in bulk
| quantity | Unit price |
|---|---|
| 50 - 200 | P.O.A. |
| 250 - 450 | P.O.A. |
| 500+ | P.O.A. |
Technical documents
Specifications
Brand
NexperiaLogic Function
OR
Mounting Type
Surface Mount
Number Of Elements
1
Number of Inputs per Gate
2
Schmitt Trigger Input
No
Package Type
TSSOP
Pin Count
5
Logic Family
LVC
Maximum Operating Supply Voltage
5.5 V
Maximum High Level Output Current
-32mA
Minimum Operating Supply Voltage
1.65 V
Maximum Low Level Output Current
32mA
Minimum Operating Temperature
-40 °C
Height
1mm
Dimensions
2.25 x 1.35 x 1mm
Propagation Delay Test Condition
50pF
Maximum Operating Temperature
+125 °C
Length
2.25mm
Width
1.35mm
Product details
74LVC1G/74LVC2G Family
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family